File Exchange
Design and prototype SDR systems using Xilinx Zynq-based radio
Prototype and test software-defined radio (SDR) systems using USRP E310 with MATLAB and Simulink
Debug and test HDL code on Xilinx FPGAs and Zynq SoCs.
Design and prototype vision systems using Xilinx Zynq-based hardware
Generate code for the FPGA portion of the Altera SoC.
Generate HDL code for Xilinx development boards.
Generate code for the FPGA portion of the Zynq-7000 SoC.
Generate HDL code for Altera development boards.
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select:.
You can also select a web site from the following list:
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Contact your local office