样品控制总线选择器

Select signals from the control signal bus used withWireless HDL Toolboxblocks

expand all in page

Library:
Wireless HDL Toolbox / Utilities

Description

The样品控制总线选择器block selects signals from thesamplecontrolbus. This bus is used for modeling streaming control signals in communication systems for hardware. SeeSample Control Bus。

The block is an implementation of the Simulink^®Bus Selectorblock. SeeBus Selectorfor more information.

Ports

Input

expand all

`ctrl`— Control signals accompanying sample stream
`samplecontrol`bus

Control signals accompanying the sample stream, specified as asamplecontrolbus. The bus includes thestart,end, andvalidcontrol signals, which indicate the boundaries of the frame and the validity of the samples.

start— Indicates the start of the input frame
end- 指示输入帧的末端
valid— Indicates that the data on the inputdataport is valid

For more detail, seeSample Control Bus。

Data Types:bus

Output

expand all

`start`— Start of frame
scalar

Start of frame, returned as aBoolean标量。This signal is 1 (true) for one time step, corresponding to the first valid sample of the frame.

Data Types:Boolean

`end`— End of frame
scalar

End of frame, returned as aBoolean标量。该信号为一个时间步长1（true），对应于帧的最后有效样本。

Data Types:Boolean

`valid`— Validity of samples
scalar

Validity of samples, returned as aBoolean标量。This signal is 1 (true) on time steps that correspond to valid samples.

Data Types:Boolean

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

This block supports C/C++ code generation for Simulink accelerator and rapid accelerator modes and for DPI component generation.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic.

To learn more about using buses for HDL code generation, seeBuses(HDL Coder)andUse Bus Signals to Improve Readability of Model and Generate HDL Code(HDL Coder)。

HDL Architecture

This block has a single, default HDL architecture.

HDL Block Properties

ConstrainedOutputPipeline	Number of registers to place at the outputs by moving existing delays within your design. Distributed pipelining does not redistribute these registers. The default is`0`。有关更多详细信息，请参阅ConstrainedOutputPipeline(HDL Coder)。
InputPipeline	输入管道阶段的数量要插入生成的代码中。分布式管道和约束输出管道可以移动这些寄存器。默认值为`0`。有关更多详细信息，请参阅InputPipeline(HDL Coder)。
OutputPipeline	Number of output pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is`0`。有关更多详细信息，请参阅OutputPipeline(HDL Coder)。

样品控制总线选择器

Description

Ports

Input

`ctrl`— Control signals accompanying sample stream
`samplecontrol`bus

Output

`start`— Start of frame
scalar

`end`— End of frame
scalar

`valid`— Validity of samples
scalar

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

See Also

Blocks

Functions

Topics

Wireless HDL Toolbox Documentation

金宝app

Deploying 5G NR Wireless Communications on FPGAs: A Complete MATLAB and Simulink Workflow

样品控制总线选择器

Description

Ports

Input

ctrl— Control signals accompanying sample streamsamplecontrolbus

Output

start— Start of framescalar

end— End of framescalar

valid— Validity of samplesscalar

Extended Capabilities

C/C++ Code GenerationGenerate C and C++ code using Simulink® Coder™.

HDL Code GenerationGenerate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

See Also

Blocks

Functions

Topics

Wireless HDL Toolbox Documentation

金宝app

Deploying 5G NR Wireless Communications on FPGAs: A Complete MATLAB and Simulink Workflow

`ctrl`— Control signals accompanying sample stream
`samplecontrol`bus

`start`— Start of frame
scalar

`end`— End of frame
scalar

`valid`— Validity of samples
scalar

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.