Main Content

HDL Language Support and Supported Third-Party Tools and Hardware

VHDLandVerilogLanguage Support

The generated HDL code complies with the following standards:

  • VHDL-1993 (IEEE®1076-1993)

  • Verilog-2001 (IEEE 1364-2001)

Third-Party Synthesis Tools and Version Support

The HDL Workflow Advisor is tested with the following third-party FPGA synthesis tools:

  • Intel®Quartus®Prime Standard 20.1.1

  • Intel Quartus Pro 20.2

  • Xilinx®Vivado®Design Suite 2020.2

  • Microsemi®Libero®SoC 12.6

  • Xilinx ISE 14.7

When you use a synthesis tool that has been tested with the HDL Workflow Advisor and start the workflow, the Advisor generates a list of devices that are supported with that tool. If you use a third-party synthesis tool that is not tested with HDL Workflow Advisor, the Advisor does not update the device list to reflect the FPGA devices that you can use for that tool.

For example, the HDL Workflow Advisor has been tested with Intel Quartus Prime Standard and Intel Quartus Pro. If you use a tool has not been tested with the Advisor, such as Intel Quartus Prime Lite, the FPGA device list does not get updated in the Workflow Advisor.

To use third-party synthesis tools with HDL Coder™, a supported synthesis tool must be installed, and the synthesis tool executable must be on the system path. For details, seeTool Setup.

fpga在-the-Loop Hardware

The FPGAs supported for FPGA-in-the-loop simulation with HDL Verifier™ are listed in the HDL Verifier documentation.

You can also add custom FPGA boards by using the FPGA Board Manager. SeeFPGA Board Customizationfor details.

For FPGA-in-the-Loop or Customization for USRP™ Device using the HDL Workflow Advisor, a supported synthesis tool must be installed, and the synthesis tool executable must be on the system path. For details, seeTool Setup.

Generic ASIC/FPGA Hardware

以下Generi的硬件支持金宝appc ASIC/FPGA workflow:

Synthesis Tool Device Family
Xilinx Vivado Kintex7
Artix7
Kintex UltraScale+
KintexU
Spartan7
Virtex UltraScale+
Virtex UltraScale+ HBM
Virtex UltraScale+ 58G
Virtex7
VirtexU
Zynq
Zynq UltraScale+
Zynq Ultrascale+ RFSoC
Xilinx ISE Virtex6
Virtex5
Virtex4
Spartan-3A DSP
Spartan 3E
Spartan3
Spartan6

Altera®Quartus II

Note

Altera Quartus II refers to the synthesis tool Intel Quartus Prime Standard.

Cyclone®IV
气旋V
Arria®II GX and GZ
Stratix®IV
Stratix V
Arria 10
Arria V GX
MAX 10
Cyclone 10 LP

Intel Quartus Pro

Arria 10
Cyclone 10 GX
Stratix 10

Microsemi Libero SoC

SmartFusion2
RTG4
IGLOO2
PolarFire
PolarFire SoC

IP Core Generation Hardware

The following hardware is supported for the IP Core Generation workflow:

Synthesis Tool Target Platform
Xilinx Vivado ZedBoard and with FMC-HDMI-CAM and FMCOMMS2/3/4/
ZC706 and with FMC-HDMI-CAM and FMCOMMS2/3/4/ and FMCOMMS5
ZC702 with FMC-HDMI-CAM
Zynq ZC706 evaluation kit
Zynq ZC702 evaluation kit
PicoZed FMC-HDMI-CAM
Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit
Zynq UltraScale+ RFSoC ZCU111 Evaluation Kit
Zynq UltraScale+ RFSoC ZCU216 Evaluation Kit
Kintex-7 KC705 development board

Intel Quartus Pro

Intel Arria 10 SoC development kit

Altera Quartus II

Note

Altera Quartus II refers to the synthesis tool Intel Quartus Prime Standard.

Intel Arria 10 SoC development kit
气旋VSoC development kit Rev. C and Rev. D
Arrow DECA Max 10 FPGA development board
Arrow SoC Kit development board
Arria 10 GX FPGA development kit

Microsemi Libero SoC

Microchip Polarfire®SoC Icicle Kit

金宝appReal-TimeFPGA I/O: Speedgoat Target Computer

You use theSimulink Real-Time FPGA I/Oworkflow to target Speedgoat FPGA I/O modules. These I/O modules are part of Speedgoat®target computer systems. To run theSimulink Real-Time FPGA I/Oworkflow, install theSpeedgoat I/O Blocksetand the Speedgoat HDL Coder Integration Packages. After you install the integration packages, you can choose theTarget platformand then run the workflow to generate a金宝app®Real-Time™interface subsystem.

To learn about:

SeeSpeedgoat FPGA Support with HDL Workflow Advisor.

FPGA Turnkey Hardware

The following hardware is supported for the FPGA Turnkey workflow:

  • Altera Arria II GX FPGA development kit

  • Altera Cyclone III FPGA development kit

  • Altera Cyclone IV GX FPGA development kit

  • Altera DE2–115 development and education board

  • XUP Atlys Spartan-6 development board

  • Xilinx Spartan-3A DSP 1800A development board

  • Xilinx Spartan-6 SP605 development board

  • Xilinx Virtex-4 ML401 development board

  • Xilinx Virtex-4 ML402 development board

  • Xilinx Virtex-5 ML506 development board

  • Xilinx Virtex-6 ML605 development board

For FPGA development boards that have more than one FPGA device, only one such device can be used with FPGA Turnkey. This workflow does not support Xilinx Vivado.

Supported FPGA Device Families for Board Customization

You can also add custom FPGA boards using the FPGA Board Manager. HDL Coder supports the following FPGA device families for board customization; that is, when you create your own board definition file. SeeFPGA Board Customization(HDL Verifier).

Device Family
Xilinx Kintex7
Artix7
Spartan-3A DSP
Spartan3
Spartan3A and Spartan3AN
Spartan3E
Spartan6
Virtex4
Virtex5
Virtex6
Virtex7
Altera Cyclone III
Cyclone IV
Arria II
Stratix IV
Stratix V

See Also

Related Topics