Graham Reith, MathWorks
The development of electronic hardware can be a time-consuming and costly undertaking, with a significant proportion of the effort invested in verification. Recent developments in MATLAB®and Simulink®reduce the cost of developing FPGA and ASIC applications, through providing strong integration with conventional EDA workflows. This includes not only the efficient generation of RTL for implementation of algorithms, but also the generation of effective test benches to aid verification for both digital and mixed-signal systems. In this session, Graham demonstrates you how you can: